BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Israel Section - ECPv6.17.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://ieee.org.il
X-WR-CALDESC:Events for IEEE Israel Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Asia/Jerusalem
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20200327T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20201024T230000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20210326T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20211030T230000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20220325T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20221029T230000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Asia/Jerusalem:20211006T163000
DTEND;TZID=Asia/Jerusalem:20211006T180000
DTSTAMP:20220610T083409Z
CREATED:20220525T132811Z
LAST-MODIFIED:20220610T083409Z
UID:1401-1633537800-1633543200@ieee.org.il
SUMMARY:Power efficiency in the next generation of 5G-6G analog front-ends - Prof. Antonio Liscidini\, University of Toronto\, Canada
DESCRIPTION:Nowadays\, both digital and analog electronics are reaching fundamental limits that will require revolutionary approaches to satisfy the power/bandwidth requirements of the next generation of data-driven applications.\nAfter a brief overview of the modern wireless transceiver architecture\, some key elements that will characterize 5G and 6G networks will be discussed. The talk will continue by analyzing the power efficiency of the analog signal processing by highlighting the presence of a thermodynamic upper-bound which relates dynamic range\, bandwidth and power dissipation. Alternative strategies to circumvent this limit will be discusses such as adaptivity\, passive time-variant signal processing and quantized analog signal processing. In particular\, the latter represents a novel approach where the analog and digital domain are fused together in a more fluid scenario compared to traditional mixed-signal circuits. This operation leads to superior power efficiency and flexibility.\nThe effectiveness of the proposed solutions will be demonstrated through simulations and measurement results on different prototypes.\nAntonio Liscidini received the Laurea (summa cum laude) and Ph.D. degrees in electrical engineering from the University of Pavia\, Pavia\, Italy\, in 2002 and 2006\, respectively.\nHe was a summer Intern with National Semiconductors\, Santa Clara\, CA\, USA\, in 2003\, studying poly phase filters and CMOS low-noise amplifiers. From 2008 to 2012\, he was an Assistant Professor with the University of Pavia and a consultant with Marvell Semiconductors\, Pavia\, in the area of integrated circuit. In 2012\, he moved to the Edward S. Rogers Sr. Department of Electrical and Computer Engineering\, University of Toronto\, Toronto\, ON\, Canada\, where he is currently an Associate professor. In 2019 he has become consultant for Huawei Technology Group in the area of RFIC for optical communication. His research interests are focused on analog mixed signal interfaces with particular emphasis on the implementations of transceivers and frequency synthesizers for wireless and wireline communication.\nDr. Liscidini was a recipient of the Best Student Paper Award at the IEEE 2005 Symposium on VLSI Circuits and co-recipient of the Best Invited Paper Award at the 2011 IEEE CICC and the Best Student Paper Award at the 2018 IEEE ESSCIRC. He has served as an Associate Editor for the IEEE Transactions on Circuits and Systems II: Express Briefs (2008-2011) (2017- 2018) and for the IEEE Open Journal of Solid-State Circuit Society (2021)\, as a Guest Editor for the IEEE Journal of Solid-State Circuits (2013) (2016) and Guest Editor of the IEEE RFIC Virtual Journal (2018). He has been member of the ISSCC TPC (2012- 2017)\, of the ESSCIRC TPC (2010-2018)\, and of the CICC TPC (2019-currently). Between 2016 and 2018\, he has been a Distinguished Lecturer of the IEEE Solid-State Circuits Society.\nVirtual: https://events.vtools.ieee.org/m/285157
URL:https://ieee.org.il/event/power-efficiency-in-the-next-generation-of-5g-6g-analog-front-ends-prof-antonio-liscidini-university-of-toronto-canada-2/
LOCATION:Virtual: https://events.vtools.ieee.org/m/285157
END:VEVENT
END:VCALENDAR