BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Israel Section - ECPv6.18.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Israel Section
X-ORIGINAL-URL:https://ieee.org.il
X-WR-CALDESC:Events for IEEE Israel Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Asia/Jerusalem
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20210326T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20211030T230000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20220325T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20221029T230000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0200
TZOFFSETTO:+0300
TZNAME:IDT
DTSTART:20230324T000000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0300
TZOFFSETTO:+0200
TZNAME:IST
DTSTART:20231028T230000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Asia/Jerusalem:20220119T100000
DTEND;TZID=Asia/Jerusalem:20220119T120000
DTSTAMP:20220610T083408Z
CREATED:20220525T132855Z
LAST-MODIFIED:20220610T083408Z
UID:1467-1642586400-1642593600@ieee.org.il
SUMMARY:Bringing ML to the extreme edge: a story of co-optimizing processor architectures\, scheduling and models
DESCRIPTION:We invite you to a free online seminar on “Bringing ML to the extreme edge: a story of co-optimizing processor architectures\, scheduling and models” given by Prof. Marian Verhelst\, KU Leuven\, Belgium.\nDeep neural network inference comes with significant computational complexity\, making their execution until recently only feasible on power-hungry server or GPU platforms. The recent trend towards real-time embedded neural network processing on edge and extreme edge devices requires a thorough cross-layer optimization. The talk will analyze what impacts NN execution energy and latency. Subsequently\, we will present different research lines of Prof. Verhelst’s lab exploiting and jointly optimizing NPU/TPU processor architectures\, dataflow schedulers and conditional\, quantized neural network models for minimum latency and maximum energy efficiency. This includes precision-scalable fully-digital designs\, as well as compute-in-memory processors. Finally\, this talk will make a case for more methodological design space exploration in the vast optimization space of embedded NN processors\, using the ZigZag framework.\nPlease sign up and join us on Wednesday\, January 19\, 2022 at 10:00 (Israel Time).\nA link to the Zoom session will be provided after registration.\nImportant: The participation is free of charge\, but registration is required https://acrc.net.technion.ac.il/registration-marian-verhelst/\nFor more details and updates on the series of “ACRC Semiconductor Webinars” please follow our newsletters and our website https://acrc.net.technion.ac.il/\nHaifa\, Haifa District\, Israel\, Virtual: https://events.vtools.ieee.org/m/297199
URL:https://ieee.org.il/event/bringing-ml-to-the-extreme-edge-a-story-of-co-optimizing-processor-architectures-scheduling-and-models/
LOCATION:Haifa\, Haifa District\, Israel\, Virtual: https://events.vtools.ieee.org/m/297199
END:VEVENT
END:VCALENDAR